N

Nghia Nguyen

Software Engineer

Ho Chi Minh City, Vietnam5 yrs 1 mo experience
Highly Stable

Key Highlights

  • Experienced in Universal Verification Methodology (UVM)
  • Strong background in IC Design Engineering
  • Proficient in SystemVerilog and Gate Level Simulation
Stackforce AI infers this person is a Design Verification Engineer in the semiconductor industry.

Contact

LinkedIn

Skills

Core Skills

Universal Verification Methodology (uvm)

Other Skills

CoveragesSystemVerilogGate Level SimulationEnglishMicrosoft Office

About

- DTS Communication Technologies (Intern) - 2020 - Bachelor of IC Design Engineering of Ho Chi Minh University of Technology - 2016-2021

Experience

5 yrs 1 mo
Total Experience
5 yrs 1 mo
Average Tenure
5 yrs 1 mo
Current Experience

Synopsys inc

Senior Engineer

May 2021 – Present · 5 yrs 1 mo · Ho Chi Minh City, Vietnam · On-site

Universal Verification Methodology (UVM)Coverages

Education

Bach Khoa University (fomerly Ho Chi Minh City University of Technology)

Bachelor of Engineering - BE

Jan 2016 – Jan 2021

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Anand Bhujade

Anand Bhujade

Senior Design Engineer

at Qualcomm

Nagpur, India5 yrs 6 mos exp
ASIC DesignVLSI DesignDesign verification
Amal Vincent

Amal Vincent

Senior Verification Engineer

at NVIDIA

Kannur, India5 yrs 11 mos exp
Ashish Kumar Rawat

Ashish Kumar Rawat

RTL Verification Engineer

at Qualcomm

Bengaluru, India11 mos exp
Gudi Venkata Sai Praveen

Gudi Venkata Sai Praveen

Senior Member of Technical Staff

at Siemens EDA (Siemens Digital Industries Software)

Gopavaram, India2 yrs 10 mos exp
RTL DesignInterlakenEthernetComputer ArchitectureEmbedded Systems
mahesh v

mahesh v

Mgr R&D

at Synopsys Inc

Bengaluru, India15 yrs 7 mos exp
ASICVLSI
DILEEP CHANDRASEKHARAN P

DILEEP CHANDRASEKHARAN P

IP Design Verification Engineer

at Intel Corporation

Bengaluru, India6 yrs 10 mos exp
Functional Verification
Hai Pham

Hai Pham

Design Verification Engineer

at AMD

Singapore, Singapore4 yrs 5 mos exp
Design Verification
Mahesh Parmar

Mahesh Parmar

Senior Member of Technical Staff

at AMD

Bengaluru, India15 yrs 4 mos exp
Formal VerificationHigh-Speed InterconnectsAMBA CHI protocol