N

Nilesh Sable

CTO

Bengaluru, Karnataka, India27 yrs 4 mos experience
Highly Stable

Key Highlights

  • Technical Leader with extensive experience in ASIC and Functional Verification.
  • Proficient in SystemVerilog and Verilog for complex hardware designs.
  • Strong background in leading technical teams in high-stakes environments.
Stackforce AI infers this person is a Technical Leader in the Semiconductor industry with expertise in ASIC design and verification.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationAsic

Other Skills

SystemVerilogTCLVerilogSoC

Experience

27 yrs 4 mos
Total Experience
6 yrs 11 mos
Average Tenure
6 yrs 7 mos
Current Experience

Intel corporation

Technical Leader

Nov 2019 – Present · 6 yrs 7 mos · Bengaluru Area, India

SystemVerilogTCLFunctional VerificationASICVerilogSoC

Cisco

2 roles

Technical Leader

Promoted

Nov 2014 – Nov 2019 · 5 yrs

Hardware Engineer

Dec 2009 – Oct 2016 · 6 yrs 10 mos

Sasken

Project Manager

Mar 2001 – Dec 2009 · 8 yrs 9 mos

Sbem ltd.

Design Engineer

Jan 1999 – Feb 2001 · 2 yrs 1 mo

Education

Savitribai Phule Pune University

BE — Instrumentation and Electronics

Jan 1994 – Jan 1998

Stackforce found 100+ more professionals with Functional Verification & Asic

Explore similar profiles based on matching skills and experience

Aman Singh

Aman Singh

QA Engineer

at Stashfin

Noida, India4 yrs 7 mos exp
Quality AssuranceManual TestingTest Automation Tools
Mukhesh Kanamarlapudi

Mukhesh Kanamarlapudi

Senior ASIC Engineer

at NVIDIA

Kurnool, India3 yrs 10 mos exp
RTL DevelopmentDigital DesignAutomationVerification
Dhaval Patel

Dhaval Patel

Associate Director

at Samsung Semiconductor

Bengaluru, India13 yrs 2 mos exp
Functional VerificationUniversal Verification Methodology (UVM)Power Management VerificationAXI Protocol Verification
Akshat Gupta

Akshat Gupta

Design Verification Engineer

at IBM

Alwar, India4 yrs 9 mos exp
Assertion Based VerificationSystemVerilog
Nagabhushanam Vuddagiri

Nagabhushanam Vuddagiri

Co-Founder

at FabIC Design Solutions Pvt Ltd

Bengaluru, India10 yrs 8 mos exp
Physical DesignStatic Timing Analysis
Ashutosh Purohit

Ashutosh Purohit

Member of Technical Staff Physical Design

at AMD

Bengaluru, India9 yrs 4 mos exp
Physical DesignSoC Design
Naveen Venneti

Naveen Venneti

Director R&D Engineering

at Synopsys Inc

Bengaluru, India18 yrs 1 mo exp
ASICVLSI
Munib Fazal

Munib Fazal

Sr. Lead Engineer

at Qualcomm

Delhi, India12 yrs 6 mos exp
System on a Chip (SoC)Functional VerificationPCIe