Samarth Agarwal

Software Engineer

Bengaluru, Karnataka, India6 yrs 10 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Strong academic background in Electronics and Communication Engineering.
Proficient in Design Verification and Functional Verification.
Demonstrated leadership in technical and cultural events.

Stackforce AI infers this person is a Semiconductor Engineer with expertise in ASIC and VLSI design verification.

Contact

Skills

Core Skills

Design Verification TestingFunctional Verification

Other Skills

SystemVerilogApplication-Specific Integrated Circuits (ASIC)C++Very-Large-Scale Integration (VLSI)Social MediaResearchSemiconductor IndustryField-Programmable Gate Arrays (FPGA)MarketingMedia RelationsMicrosoft OfficeMicrosoft ExcelMicrosoft WordMicrosoft PowerPointHTML

About

I am currently an Engineer at Qualcomm. I have completed my bachelors and masters degree in Electronics and Communication Engineering from NIT Hamirpur with sound academic and co-curricular records. My strategic planning, problem solving abilities and result oriented approach always help me achieve both organizational and personal growth.

Experience

6 yrs 10 mos

Total Experience

2 yrs

Average Tenure

4 yrs 11 mos

Current Experience

Qualcomm

2 roles

Senior Engineer

Promoted

Nov 2023 – Present · 2 yrs 6 mos · Bengaluru, Karnataka, India

Engineer

May 2021 – Oct 2023 · 2 yrs 5 mos · Bengaluru, Karnataka, India

Design Verification TestingFunctional VerificationSystemVerilogApplication-Specific Integrated Circuits (ASIC)

Indian society for technical education

Secretary

Jul 2019 – Jun 2020 · 11 mos · Hamirpur, Himachal Pradesh, India

Indian institute of science (iisc)

Summer Intern

May 2019 – Aug 2019 · 3 mos · Bangalore

Nith public relations

Secretary

Jul 2018 – Jun 2020 · 1 yr 11 mos · Hamirpur, Uttar Pradesh, India

Secretary for HILL'FFAIR 2K19, the Cultural Fest of NIT Hamirpur.

Motilal nehru national institute of technology

Internship Trainee

Jun 2018 – Jul 2018 · 1 mo · Allahabad Area, India

Inter-university accelerator centre

Project Intern

Dec 2017 – Jan 2018 · 1 mo · New Delhi Area, India

Education

National Institute of Technology Hamirpur-Alumni

Bachelor of Technology - BTech — electronics and communication

May 2016 – Apr 2020

Delhi Public School (DPS)

National Institute of Technology Hamirpur

Master of Technology - MTech — Vlsi

Apr 2020 – Apr 2021

Stackforce found 100+ more professionals with Design Verification Testing & Functional Verification

Explore similar profiles based on matching skills and experience

Rahul Patel

Co-op DFT intern

at AMD

Khargone, India9 mos exp

Hardware EmulationVery-Large-Scale Integration (VLSI)

Krish Mehta

Senior Verification Engineer

at NVIDIA

Santa Clara, United States6 yrs 6 mos exp

Hardware ArchitectureSystemVerilog

Himanshu Arya

Senior Verification Engineer

at Qualcomm

Gurgaon, India11 yrs exp

Python (Programming Language)

Kashish M.

Lead Design Engineer

at Cadence Design Systems

Noida, India9 yrs 9 mos exp

Assertions DevelopmentUniversal Verification MethodologyVerification IP Development

ANKUSH KUMAR YADAV

ASIC Engineer DV

at Meta

Allahabad, India4 yrs 10 mos exp

Universal Verification Methodology (UVM)

TAHER NASIRABADWALA

Design Verification Engineer

at Qualcomm

Hyderabad, India3 yrs 11 mos exp

Universal Verification Methodology (UVM)system verilog

John Shahid

Senior Engineer

at MediaTek

Andhra Pradesh, India3 yrs 9 mos exp

Digital ElectronicsLinuxUniversal Verification Methodology (UVM)

Hardik Doshi

Senior Member of Technical Staff

at AMD

Bengaluru, India13 yrs exp

VerificationAnalog & Mixed Signal Design VerificationRTL Validation