Sureshkumar Ranga

Software Engineer

Bengaluru, Karnataka, India11 yrs experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Digital VLSI design and verification methodologies.
  • Proven track record in GPU verification and coverage analysis.
  • Strong programming skills in System Verilog and C.
Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in VLSI design and GPU verification.

Contact

LinkedIn

Skills

Core Skills

Digital Vlsi DesignUniversal Verification Methodology (uvm)VerificationCoverage Analysis

Other Skills

System VerilogCProgrammingVerilogDebuggingTestpoint pluginsMicrosoft OfficeLinuxPowerPointMicrosoft WordWindowsPerlUnixEnglish

Experience

11 yrs
Total Experience
3 yrs 8 mos
Average Tenure
9 yrs 7 mos
Current Experience

Qualcomm

4 roles

Staff Engineer

Promoted

Dec 2023 – Present · 2 yrs 5 mos

System VerilogDigital VLSI designCProgrammingVerilogUniversal Verification Methodology (UVM)

Senior Lead Engineer

Dec 2020 – Nov 2023 · 2 yrs 11 mos

System VerilogDigital VLSI designCProgrammingVerilogUniversal Verification Methodology (UVM)

Senior Engineer

Promoted

Dec 2017 – Nov 2020 · 2 yrs 11 mos

System VerilogDigital VLSI designCProgrammingVerilogUniversal Verification Methodology (UVM)

Engineer

Jul 2016 – Nov 2017 · 1 yr 4 mos

System VerilogDigital VLSI designCProgrammingVerilogUniversal Verification Methodology (UVM)

Nvidia

Intern

Jan 2016 – Jun 2016 · 5 mos · Bengaluru, Karnataka, India

  • Member of Full Chip verification team.
  • Worked on Verification and Coverage Analysis of GPU Multi Engines.
  • Ran regressions of multi engines and debugged the failures.
  • Wrote testpoint plugins for coverage analysis.
VerificationCoverage AnalysisDebuggingTestpoint plugins

Involute institute of technical training

Content Developer

Jun 2013 – Jun 2014 · 1 yr · Balanagar, Telangana, India · On-site

Education

Birla Institute of Technology and Science, Pilani

Master’s Degree — Microelectronics

Jan 2014 – Jan 2016

Jawaharlal Nehru Technological University

Bachelor’s Degree — Electronics and Communications Engineering

Jan 2009 – Jan 2013

Sri Krishnaveni Junior College, Hyderabad

Intermediate

Jan 2007 – Jan 2009

St. Anne's E.M School, Allagadda

High School

Jan 2000 – Jan 2007

Stackforce found 100+ more professionals with Digital Vlsi Design & Universal Verification Methodology (uvm)

Explore similar profiles based on matching skills and experience

Shrdha S.

Shrdha S.

Sr Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 3 mos exp
Low-power Design
MS

Mohit Sharma

Scientist/Engineer - SD

at Space Applications Centre, ISRO

Ahmedabad, India7 yrs 10 mos exp
Maheswari Durga Akula

Maheswari Durga Akula

Senior Design Verification Engineer

at AMD

Iragavaram, India3 yrs 11 mos exp
VC

VARSHA C R

DFT Design Engineer

at Intel Corporation

Chennai, India1 yr 10 mos exp
VerilogSystemVerilog
Payal Joshi

Payal Joshi

MTS Verification Engineer

at AMD

Bengaluru, India9 yrs 9 mos exp
Jothish Rajamohan

Jothish Rajamohan

IC Package Design Engineer

at Intel Corporation

Tirunelveli, India6 yrs 9 mos exp
IC PackagingApplication-Specific Integrated Circuits (ASIC)
TG

Tejaswini Gummadavelly

Senior Design Verification Engineer

at MediaTek

Bengaluru, India4 yrs 2 mos exp
Subystem verification
Jalpu Modi

Jalpu Modi

IP Verification Engineer

at Intel Corporation

Ahmedabad, India6 yrs 9 mos exp
Validation EngineeringSystemVerilog