S

Swapna Bellamkonda

Software Engineer

Hyderabad, Telangana, India3 yrs 6 mos experience
Most Likely To Switch

Key Highlights

  • Expertise in Cadence Virtuoso and Calibre tools.
  • Experience across multiple advanced tech nodes.
  • Strong foundation in circuit design and fabrication processes.
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in advanced node technology.

Contact

LinkedIn

Skills

Core Skills

Cadence VirtuosoLayout Design

Other Skills

Layout Versus Schematic (LVS)Design Rule Checking (DRC)Problem SolvingFloorplanLinuxMicrosoft PowerPointMatchingTime ManagementFloorplanningProject ManagementTeam MotivationPublic Speaking

About

Good knowledge of Cadence virtuoso L/XL editor and Calibre for verification. Able to identify and debug errors (LVS /DRC). work experience in 5nm, 7nm, 16nm, and 28nm tech nodes. Good knowledge of core electronics and circuit design concepts, the fabrication process of CMOS, and layout concepts (matching, shielding, and Latch-up) and can apply to layout in a creative manner.

Experience

3 yrs 6 mos
Total Experience
1 yr 9 mos
Average Tenure
2 yrs 9 mos
Current Experience

Intel corporation

PDK Engineer

Sep 2023 – Present · 2 yrs 9 mos · Hyderabad, Telangana, India · Remote

Cadence VirtuosoLayout Versus Schematic (LVS)Design Rule Checking (DRC)Problem SolvingLayout Design

Cyient

ASIC Design Engineer

Jul 2022 – May 2023 · 10 mos · Hyderabad, Telangana, India

Education

Osmania University, Hyderabad

Master's degree — Applied Electronics

Sep 2019 – Sep 2021

Stackforce found 100+ more professionals with Cadence Virtuoso & Layout Design

Explore similar profiles based on matching skills and experience

Rohit Singh Toliya

Rohit Singh Toliya

Sr. Layout Design Engineer

at AMD

Bengaluru, India8 yrs 10 mos exp
Layout DesignVLSI Design
Krittish Ray Chaudhuri

Krittish Ray Chaudhuri

Senior Lead Engineer

at Qualcomm

Bengaluru, India12 yrs exp
Photonics Technology
Zuhair Ahmed Khan

Zuhair Ahmed Khan

Digital Circuit Design Engineer

at Intel Corporation

New Delhi, India4 yrs 3 mos exp
Memory Circuit DesignAnalog Layout Design
Pranav Gautam

Pranav Gautam

Senior analog/RFIC design engineer

at MediaTek

Ghaziabad, India2 yrs 11 mos exp
Analog Circuit DesignRFIC DesignDigital IC Design
Eshwaraiah Rajashekar

Eshwaraiah Rajashekar

Senior Mask Design Engineer.

at NVIDIA

Bengaluru, India6 yrs 11 mos exp
VLSIASIC
Vishal Gore

Vishal Gore

Lead Layout Engineer

at Qualcomm

Bengaluru, India11 yrs 6 mos exp
Analog LayoutVery-Large-Scale Integration (VLSI)
Bharath N

Bharath N

Accumulated Expertise

at Career-Wide Experience

Pune, India0 mo exp
Analog Circuit DesignCadence Software
SS

Saroj Singh

Manager

at Synopsys India pvt ltd

Bengaluru, India19 yrs 9 mos exp
VLSICircuit DesignMemory Layout DesignPhysical VerificationsFull Custom Memory Layout