Usha Rajendran

Software Engineer

Bengaluru, Karnataka, India16 yrs 8 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in SoC verification and ASIC design.
Proven leadership in managing engineering teams.
Strong foundation in VLSI design and verification methodologies.

Stackforce AI infers this person is a VLSI verification expert with significant experience in ASIC and SoC development.

Contact

Skills

Core Skills

Soc VerificationAsic

Other Skills

VerilogSystemVerilogOVM/UVM

Experience

16 yrs 8 mos

Total Experience

2 yrs 11 mos

Average Tenure

9 yrs 6 mos

Current Experience

Sandisk, a western digital brand

Staff Engineer

Nov 2016 – Present · 9 yrs 6 mos · Bengaluru, Karnataka, India

VerilogSystemVerilogOVM/UVMASICSoC verification

Carriercomm

verification engineer - contractor

May 2015 – Mar 2016 · 10 mos · San Diego, California

L&t technology services limited

Project Lead

Sep 2011 – Nov 2016 · 5 yrs 2 mos · Bangalore

Whizchip design technologies pvt ltd

VLSI-Design Engineer

May 2011 – Sep 2011 · 4 mos

Amd

Contractor

May 2011 – Sep 2011 · 4 mos

Digibee microsystems pvt ltd

Chip Engg

Mar 2007 – Nov 2008 · 1 yr 8 mos

Vedant,scl,mohali,panjab

student

Jan 2006 – Jan 2006 · 0 mo

Education

Gujarat University

Bachelor’s Degree

Jan 2002 – Jan 2006

Atomic Energy Central School

Jan 1990 – Jan 2002

Atomic Energy Central School

Jan 1990 – Jan 2002

Stackforce found 100+ more professionals with Soc Verification & Asic

Explore similar profiles based on matching skills and experience

RAJESH BARUA

Principal Engineer

at SiFive

Bengaluru, India14 yrs 9 mos exp

SoCVerificationGraphicsValidation

NITIN JAIN

Senior Engineer

at NVIDIA

Bengaluru, India17 yrs 7 mos exp

SoC VerificationFunctional Verification

Deepak Garg

Department Head: Physical Design & Signoff

at L&T Semiconductor Technologies

Bengaluru, India24 yrs 4 mos exp

ASIC Design & ImplementationSOC SignOff TASOC integration

Dipesh Makwana

Senior Design Verification Engineer

at eInfochips (An Arrow Company)

Ahmedabad, India7 yrs 9 mos exp

Full Stack DevelopmentFunctional VerificationRTL CodingSoC Formal

Devesh Kumar

Principal Design Engineer

at Cadence Design Systems

Delhi, India14 yrs 10 mos exp

Functional VerificationOpen Verification MethodologySystemVerilogVHDLVMM

Abin Kant

Sr silicon design engineer

at AMD

Kerala, India7 yrs 3 mos exp

Jesurajvinoth J

Senior Staff Engineer

at Qualcomm

Chennai, India20 yrs 7 mos exp

Functional VerificationUVMeRMASIC VerificationSystem Verilog

Somratna (Som) Soni

Senior Manager

at Sandisk

Bengaluru, India19 yrs 5 mos exp