Vineeth Mandapalli

Software Engineer

Bengaluru, Karnataka, India4 yrs 4 mos experience

Key Highlights

Expert in HDMI RX IP verification and UVM methodologies.
Achieved bug-free tapeouts for multiple projects.
Strong background in digital communication engineering.

Stackforce AI infers this person is a Semiconductor Verification Engineer with expertise in UVM and HDMI protocols.

Contact

Skills

Core Skills

Universal Verification Methodology (uvm)SystemverilogHdmi Protocol

Other Skills

VerdiAXIAPBCode CoverageHDCPDebuggingAssertion Based VerificationPerlTest PlanningScriptingVerilogDigital MarketingCreative WritingPython (Programming Language)Adobe Photoshop

Experience

4 yrs 4 mos

Total Experience

1 yr 11 mos

Average Tenure

5 mos

Current Experience

Qualcomm

Senior Verification Engineer

Jan 2026 – Present · 5 mos · Hyderabad, Telangana, India · On-site

SystemVerilogUniversal Verification Methodology (UVM)VerdiAXIAPBHDMI Protocol+7

Mediatek

2 roles

Senior Verification Engineer

Jul 2023 – Jan 2026 · 2 yrs 6 mos · Bengaluru, Karnataka, India · On-site

Took full ownership of HDMI RX IP verification, managing the process from integration to coverage closure.
Successfully completed verification for four projects in both chip level and whole-chip level, achieving bug-free tapeouts.
Developed comprehensive test cases to address analyzed corner-case scenarios, ensuring robust verification.
Created test cases to enhance code coverage, contributing to improved verification quality.
Received recognition and appreciation for independent contributions and handling critical tasks during project implementation.
Contributed to Audio DSP and VAD subsystem verification.

PerlUniversal Verification Methodology (UVM)Code CoverageAssertion Based VerificationHDMI ProtocolHDCP+7

DV Intern

Jan 2023 – Jun 2023 · 5 mos · Bengaluru, Karnataka, India · On-site

VerilogUniversal Verification Methodology (UVM)VerdiSystemVerilog

Bits pilani, hyderabad campus

Graduate Teaching Assistant

Sep 2021 – Feb 2023 · 1 yr 5 mos

Zeading

Entrepreneur

Dec 2016 – Jan 2017 · 1 mo

Sigrid education

Digital Marketing Intern

Aug 2016 – Sep 2016 · 1 mo

Neesh fragrances

Sales And Marketing Intern

Jan 2016 – Feb 2016 · 1 mo

Education

BITS Pilani, Hyderabad Campus

Master of Engineering - MEng — Communication Engineering

Sep 2021 – May 2023

Birla Institute of Technology, Mesra

Bachelor of Engineering - BE — Electronics and Communication Engineering

Jul 2014 – Jul 2018

Sri Chaitanya Junior College, Bhaskar Bhavan

Intermediate — MPC

May 2012 – May 2014

Vignan Institute of Technology and Science

SSC

May 2011 – May 2012

Stackforce found 100+ more professionals with Universal Verification Methodology (uvm) & Systemverilog

Explore similar profiles based on matching skills and experience

Shaik Shariff

Software Engineer 1

at NI (National Instruments)

Narasaraopeta, India1 yr 9 mos exp

5G New Radio (NR)LTEDigital Signal ProcessingWLAN

Prajwal Mishra

Graduate Technical Intern

at Intel Corporation

Bengaluru, India1 yr 10 mos exp

Physical DesignComputer-Aided Design (CAD)

Vinod Bangalore Ganesh

Master Thesis Student

at Infineon Technologies

Dresden, Germany5 mos exp

Formal VerificationHardware DesignDigital DesignHardware AccelerationDigital Design Methodology

Samuel Chang

Gap year

at Career Break

New Taipei City, Taiwan19 yrs 1 mo exp

AMRUTHA PALLEM

Member of Technical Staff

at Mirafra Technologies

Bengaluru, India6 yrs 4 mos exp

SOC verificationIP VerificationDDR4 memory verificationInterconnect verification

Shravan Kumar Ashannagari

Staff Engineer

at Qualcomm

Hyderabad, India13 yrs 8 mos exp

Jagadish Bhavanam

Staff Engineer

at Qualcomm

Bengaluru, India11 yrs 4 mos exp

Hardware VerificationTest PlanningDebugging

Rahul Ranjan Kumar

Lead Design Engineer

at Cadence

Bengaluru, India5 yrs 2 mos exp