Swatantrata Shukla

Software Engineer

Mirzapur, Uttar Pradesh, India2 yrs 9 mos experience
Highly Stable

Key Highlights

  • Experienced in VLSI design with a strong academic background.
  • Proficient in multiple industry-standard tools and languages.
  • Currently advancing skills as a Senior Engineer at MediaTek.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in synthesis and related tools.

Contact

LinkedIn

Skills

Core Skills

Vlsi DesignSynthesis

Other Skills

C (Programming Language)AtlasLTSpiceVerilogCadence Virtuoso

About

Aim: To seek challenging career in VLSI design and work hard with full dedication for the achievement of organization objective and enhancing my skills and knowledge.

Experience

2 yrs 9 mos
Total Experience
2 yrs 9 mos
Average Tenure
2 yrs 9 mos
Current Experience

Mediatek

2 roles

Senior Engineer

Jul 2023 – Present · 2 yrs 9 mos · Bengaluru, Karnataka, India

C (Programming Language)AtlasLTSpiceVerilogCadence VirtuosoVLSI Design+1

Graduate Technical Intern

Jul 2022 – Jul 2023 · 1 yr · Bengaluru, Karnataka, India

Education

National Institute of Technology Delhi

Master of Technology - MTech — VLSI

Aug 2021 – Aug 2023

Dr. A.P.J. Abdul Kalam Technical University

Bachelor of Technology — Electronics and Communications Engineering (ECE)

Jan 2014 – Jan 2018

UP Board

Intermediate (12th)

Jun 2012 – May 2014

Stackforce found 100+ more professionals with Vlsi Design & Synthesis

Explore similar profiles based on matching skills and experience

Sardar Harpreeth Singh

Sardar Harpreeth Singh

Physical Design Engineer

at Intel Corporation

Bangalore Urban, India9 yrs exp
Physical DesignStatic Timing Analysis
Srikanth Vaggu

Srikanth Vaggu

RTL Design Engineer

at MediaTek

Bengaluru, India5 yrs 3 mos exp
RTL DesignProject ManagementSynthesisStatic Timing Analysis
Pankaj Dhingra

Pankaj Dhingra

Lead Application Engineer

at Cadence Design Systems

Delhi, India6 yrs 9 mos exp
Inyanjali Patel

Inyanjali Patel

Hardware Engineer

at IBM

New Delhi, India1 yr 10 mos exp
Hardware InfrastructureHardware ArchitectureDigital Electronics
jagadeesh kolisetti

jagadeesh kolisetti

Staff Engineer

at MediaTek

Bengaluru, India6 yrs 11 mos exp
Static Timing AnalysisPhysical Design
NK

Nikhil Khandelwal

Principal Engineer

at Arm

Noida, India15 yrs 6 mos exp
ASICPhysical Design
JK

Jaidev Kaushik

Senior Physical Design Engineer

at Intel Corporation

Bengaluru, India9 yrs 1 mo exp
APR (Place & Route)
Surabhi Misra

Surabhi Misra

Mentor

at topmate.io

San Jose, United States2 yrs 8 mos exp
ASIC DesignRTL DesignChip DesignCircuit EvaluationContent Management