Tushar Kumar

Software Engineer

Bengaluru, Karnataka, India5 yrs 2 mos experience
Highly Stable

Key Highlights

  • Over 4 years of experience at Intel.
  • Specialized in APR flow and sign-off checks.
  • Proven track record in high-impact test chip projects.
Stackforce AI infers this person is a Physical Design Engineer specializing in advanced semiconductor technologies.

Contact

LinkedIn

Skills

Core Skills

Physical DesignApr

Other Skills

FloorplanningVclpStatic Timing AnalysisVerilogsemiconductorsVery-Large-Scale Integration (VLSI)ResearchField-Programmable Gate Arrays (FPGA)Application-Specific Integrated Circuits (ASIC)simulinkMicrosoft Excelc++CMicrosoft OfficeMicrosoft PowerPoint

About

Experienced Physical Design Engineer with over 4 years at Intel, specializing in APR (Place and Route) flow and sign-off checks across advanced technology nodes, including Intel 7nm and 1.8nm. Strong proficiency in debugging and resolving complex design challenges. Proven track record of contributing to multiple high-impact test chip projects, managing partitions of varying complexities. Postgraduate from Vellore Institute of Technology with a solid foundation in VLSI design principles.

Experience

5 yrs 2 mos
Total Experience
5 yrs 2 mos
Average Tenure
5 yrs 2 mos
Current Experience

Intel corporation

SoC Design Engineer

Feb 2021 – Present · 5 yrs 2 mos · Bengaluru, Karnataka, India · Hybrid

FloorplanningVclpPhysical DesignAPR

Education

Vellore Institute of Technology

Master of Technology - MTech — VLSI Design

Jan 2018 – Jan 2020

Dr Akhilesh Das Gupta Institute of Professional Studies

B.Tech — Electrical and Electronics Engineering

Jan 2013 – Jan 2017

Kendriya Vidyalaya

high schooling — science

Jan 2013 – Jan 2014

Stackforce found 100+ more professionals with Physical Design & Apr

Explore similar profiles based on matching skills and experience

Ruchi Tilwankar

Ruchi Tilwankar

Library Design Engineer

at Intel Corporation

India8 yrs 3 mos exp
Asic flowStatic Timing AnalysisPhysical DesignDigital Circuit Design
Manish Pawar

Manish Pawar

Physical Design Engineer

at Intel Corporation

Delhi, India3 yrs 10 mos exp
PnRSTA
CP

Chandrani Pal

Senior Director, Hard IP Development

at Intel Corporation

Bengaluru, India23 yrs 3 mos exp
IP DesignTeam LeadershipProject ManagementPhysical DesignTeam Management
Durga Dileep Madduri

Durga Dileep Madduri

Senior Engineer

at MediaTek

Bengaluru, India2 yrs 9 mos exp
Static Timing AnalysisSynthesis
SG

Sairam G

Sr.Silicon Design Engineer

at AMD

Andhra Pradesh, India9 yrs 2 mos exp
Indushekhar Benjwal

Indushekhar Benjwal

Director of Engineering

at Intel Corporation

Bengaluru, India27 yrs 1 mo exp
ManagementPDK DevelopmentPhysical ImplementationDesign PortingBackend Design Methodologies
Pratik Dave

Pratik Dave

Staff Engineer

at MediaTek

Bengaluru, India4 yrs 2 mos exp
Static Timing AnalysisLogic Synthesis
MD

Mario Da Costa

Engineering Manager

at Intel Corporation

Bengaluru, India25 yrs 9 mos exp