Jaydeep Jena

Software Engineer

Bengaluru, Karnataka, India7 yrs 8 mos experience
Highly Stable

Key Highlights

  • Expertise in UVM based verification environment development.
  • Strong knowledge of PCIe, PIPE, and AMBA protocols.
  • Proven leadership skills in design verification.
Stackforce AI infers this person is a skilled engineer in ASIC design verification with a focus on protocol solutions.

Contact

LinkedIn

Skills

Other Skills

Application-Specific Integrated Circuits (ASIC)C (Programming Language)Core JavaMicrosoft OfficeC++Microsoft WordMicrosoft PowerPointMicrosoft ExcelLeadership

About

Hands on experience in development of UVM based verification environment from scratch. Good knowledge on protocols like PCIe, PIPE, AMBA. Focus is to explore myself and polish my skill sets.

Experience

7 yrs 8 mos
Total Experience
3 yrs 6 mos
Average Tenure
7 mos
Current Experience

Mediatek

Staff Engineer

Sep 2025 – Present · 7 mos · Bengaluru, Karnataka, India · On-site

Synopsys inc

3 roles

Staff protocol solution engineer

Promoted

Feb 2024 – Sep 2025 · 1 yr 7 mos

Sr I Application Engineer

Jul 2023 – Feb 2024 · 7 mos

Application Engineer

Jun 2021 – Jun 2023 · 2 yrs

Perfectvips

ASIC Verification Engineer

Jul 2018 – Jun 2021 · 2 yrs 11 mos · Bhubaneswar Area, India

National academy of broadcasting and multimedia

Project Intern

May 2017 – Jun 2017 · 1 mo · Bhubaneshwar Area, India

Education

BITS Pilani Work Integrated Learning Programmes

Master's degree — Microelectronics

Dec 2021 – Dec 2023

Siksha 'O'​ Anusandhan University

Bachelor's degree

Jan 2014 – Jan 2018

B.J.E.M School

Higher Secondary Course — Science Stream

Jan 2012 – Jan 2014

B.J.E.M School

Secondary School Course — School

Jan 2000 – Jan 2012

Stackforce found 100+ more professionals with Application-Specific Integrated Circuits (ASIC) & C (Programming Language)

Explore similar profiles based on matching skills and experience

Abhishek Tendolkar

Abhishek Tendolkar

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 1 mo exp
RTL VerificationVery-Large-Scale Integration (VLSI)
MP

Maithili Phatak

Senior Synthesis and STA Engineer

at MediaTek

Indore, India5 yrs 4 mos exp
Very-Large-Scale Integration (VLSI)Static Timing Analysis
Shruti Bheemanagoudra

Shruti Bheemanagoudra

Staff Engineer

at MediaTek

Bengaluru, India7 yrs 6 mos exp
Low-power Design
sumit motarwar

sumit motarwar

Senior Lead Engineer

at Qualcomm

Bengaluru, India6 yrs 9 mos exp
Ranjith Reddy Jakka

Ranjith Reddy Jakka

Senior Design Engineer

at AMD

Hyderabad, India4 yrs 1 mo exp
RTL DesignIntegrated Circuits (IC)Functional Verification
Dhrumil Chag

Dhrumil Chag

VLSI DV Engineer-II

at Alphawave Semi

Rajkot, India5 yrs 2 mos exp
Priyanka Pandey

Priyanka Pandey

Synthesis and STA Engineer

at MediaTek

Bengaluru, India4 yrs 11 mos exp
Static Timing AnalysisRTL Design
Pankaj Jaiswal

Pankaj Jaiswal

Platform Power and Performance Engineer

at Intel Corporation

Bengaluru, India1 yr 8 mos exp
Very-Large-Scale Integration (VLSI)CMOS