Manohar B R

Software Engineer

Bengaluru, Karnataka, India9 yrs 9 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

8+ years in EDA industry expertise.
Specialized in SoC level RTL Integration.
Proficient in Low power design methodologies.

Stackforce AI infers this person is a Semiconductor Design Engineer with a focus on Low-power and RTL Integration.

Contact

Skills

Core Skills

Low-power DesignDesign Automation

Other Skills

Design CompilerPhysical DesignTcl-TkXilinx ISEFormality

About

Hi !!! I am currently working in Synopsys India as Product engineer. 8+ years of experience altogether in EDA industry, SoC level RTL Integration, Synthesis and Low power.

Experience

9 yrs 9 mos

Total Experience

2 yrs 5 mos

Average Tenure

3 yrs 8 mos

Current Experience

Synopsys inc

Staff Engineer

Aug 2022 – Present · 3 yrs 8 mos

Low-power DesignDesign CompilerPhysical DesignTcl-TkXilinx ISEDesign Automation+1

Samsung semiconductor

Staff Engineer

Dec 2018 – Aug 2022 · 3 yrs 8 mos

Mediatek

Senior Engineer

Jun 2017 – Dec 2018 · 1 yr 6 mos · Bengaluru, Karnataka, India

Synopsys inc

Associate CAE / Graduate Intern

May 2016 – Apr 2017 · 11 mos · Bengaluru Area, India

Education

Vellore Institute of Technology

Master of Technology (M.Tech.) — VLSI DESIGN

Jan 2014 – Jan 2016

G.M.I.T

Bachelor of Engineering (B.E.) — electronics and communication engineering

Jan 2009 – Jan 2013

Stackforce found 100+ more professionals with Low-power Design & Design Automation

Explore similar profiles based on matching skills and experience

Sreekanth Mapu

Staff Engineer

at Qualcomm

Bengaluru, India12 yrs 1 mo exp

Physical DesignStatic Timing AnalysisClock Tree Synthesis

Dravit Rana

Physical Design Senior Staff Engineer

at MediaTek

Bengaluru, India12 yrs 4 mos exp

Physical DesignPower Integrity

Himanshu Singh

DFT Engineer

at AMD

India12 yrs 11 mos exp

DFTSilicon debug

Vineet Kumar

Staff Engineer

at Qualcomm

Delhi, India12 yrs 3 mos exp

SHWETHA RS

System-on-Chip Design Engineer

at Intel Corporation

Bengaluru, India6 yrs 10 mos exp

Logic SynthesisStatic Timing Analysis

Aniket Joshi

Staff Engineer

at MediaTek

Bengaluru, India6 yrs 9 mos exp

Physical DesignStatic Timing Analysis

Somya Dashora

Staff Engineer

at Qualcomm

Udaipur, India7 yrs 4 mos exp

CPU designVirtualizationSystem Verilog

Vikas Verma

Senior Staff Engineer

at MediaTek

Bengaluru, India13 yrs 5 mos exp

VLSISoCPhysical DesignTiming Closure