Vinay Kumar

Software Engineer

Bengaluru, Karnataka, India6 yrs 9 mos experience

Key Highlights

  • Expert in RTL design and validation for advanced communication systems.
  • Hands-on experience with 5G NR and ORAN protocols.
  • Proficient in multiple FPGA design tools and methodologies.
Stackforce AI infers this person is a skilled FPGA and RTL design engineer in the telecommunications industry.

Contact

LinkedIn

Skills

Core Skills

Fpga DesignRtl Design

Other Skills

Intel Quartus PrimeVerilogVCSXilinx VivadoEDAC++C (Programming Language)EngineeringMATLABLaTeXMicrosoft PowerPointMicrosoft OfficeCommunicationTeam LeadershipModelSim

About

Worked on projects involving APHY using high speed SERDES protocols. Implemented RTL designing and Validation of 32T32R Macro RU. RTL designing the microarchitecture of Beamforming implementation for both Uplink and Downlink in 8T8R Macro RU. Hands on experience in ORAN protocols of 5G NR. Worked on AMBA protocols like AHB, APB, AXI, AXI lite interfaces, UART, SPI.

Experience

6 yrs 9 mos
Total Experience
1 yr 6 mos
Average Tenure
8 mos
Current Experience

Qualcomm

Senior Engineer

Sep 2025 – Present · 8 mos · Bengaluru, Karnataka, India · On-site

Intel corporation

Sr. Logic Design Engineer

Jun 2024 – Aug 2025 · 1 yr 2 mos · Bengaluru, Karnataka, India · On-site

Tejas networks

FPGA Design Engineer

Aug 2023 – Jun 2024 · 10 mos · Bengaluru, Karnataka, India · On-site

Intel Quartus PrimeVerilogFPGA Design

Hfcl limited

Senior R&D Engineer

Jul 2021 – Aug 2023 · 2 yrs 1 mo · Banglore

VerilogVCSRTL Design

Indian institute of technology, delhi

Teacher Assistant

Jul 2019 – Jul 2021 · 2 yrs · Delhi, India

Education

Indian Institute of Technology, Delhi

M.TECH — COMMUNICATION ENGINEERING

Jan 2019 – Jan 2021

Jaipur National University

B.tech — Electronics and Communications Engineering

Stackforce found 100+ more professionals with Fpga Design & Rtl Design

Explore similar profiles based on matching skills and experience

Sunidhi N

Sunidhi N

GPU Physical Design Engineer

at Intel Corporation

Bengaluru, India3 yrs 11 mos exp
Physical DesignLogic SynthesisPower SignoffRTL SynthesisStatic Timing Analysis
Sunil Kumar Vijay Kumar

Sunil Kumar Vijay Kumar

ASIC Integration Lead

at Ericsson

Malmo, Sweden20 yrs 6 mos exp
ASIC RTL DesignFPGA Prototyping
Vinod Kumar B

Vinod Kumar B

Staff Engineer

at MediaTek

Bengaluru, India8 yrs exp
Physical DesignStatic Timing Analysis
Taraswini Reddy Suggu

Taraswini Reddy Suggu

ASIC Intern

at NVIDIA

Bengaluru, India1 yr 9 mos exp
GPUSystemVerilog
Palwai Sandeep

Palwai Sandeep

Senior Engineer

at Qualcomm

Hyderabad, India4 yrs 8 mos exp
Logic Synthesis
Jyothish Prakash

Jyothish Prakash

IP Logic Design Engineer

at Intel Corporation

Bengaluru, India14 yrs 9 mos exp
Krishnendu Ghosh

Krishnendu Ghosh

IP Verification Engineer

at Intel Corporation

Bengaluru, India14 yrs 5 mos exp
Hardware VerificationTest Planning
Amol Bharat Ranadivé

Amol Bharat Ranadivé

Engineering Specialist - VLSI/FPGA, Robotics and IoT solutions

at eSiCompute India Pvt Ltd (formerly ESciComp)

Pune, India17 yrs 1 mo exp
FPGAEmbedded Systems