Pradeep Kumar Valipe

Director of Engineering

Hyderabad, Telangana, India22 yrs 7 mos experience
Highly Stable

Key Highlights

  • Expert in ASIC and SoC design methodologies.
  • Proven track record in functional verification and architecture.
  • Extensive experience with leading semiconductor companies.
Stackforce AI infers this person is a semiconductor design expert with a focus on verification and architecture.

Contact

LinkedIn

Skills

Core Skills

Functional VerificationVerification MethodologyPcie

Other Skills

OpenVeraVerification Environment DevelopmentTest Bench DevelopmentVerificationVerilogSystemVerilogSoCASICIntegrated Circuit DesignUVMOVMStoragePSoCRTL designLogic Design

Experience

22 yrs 7 mos
Total Experience
3 yrs 3 mos
Average Tenure
3 yrs 4 mos
Current Experience

Enphase energy

Senior Principal

Jan 2023 – Present · 3 yrs 4 mos

  • Happy to be back working with my old Cypress Semiconductor colleagues (friends more than colleagues).

Amd

Principal Member of Technical Staff

Jul 2022 – Jan 2023 · 6 mos

Xilinx

2 roles

Sr Staff Design Engineer

Promoted

Jan 2017 – Jun 2022 · 5 yrs 5 mos · Greater Hyderabad Area

Staff Design Engineer

May 2013 – Dec 2016 · 3 yrs 7 mos · Greater Hyderabad Area

Ineda systems

Senior MTS

Mar 2010 – Apr 2013 · 3 yrs 1 mo · Greater Hyderabad Area

Cypress semiconductor

3 roles

Elec Design Engr Sr Staff

Promoted

Aug 2008 – Mar 2010 · 1 yr 7 mos

Elec Design Engr Staff

Promoted

Jan 2006 – Aug 2008 · 2 yrs 7 mos

Elec Design Engr Sr

Mar 2004 – Jan 2006 · 1 yr 10 mos

  • Reusable Verification environment development for TCAM2, TCAM4 and SCAM (CAM is content addressable memory) using OpenVera RVM methodology.

Hexaware technologies

Elec Design Engr

Jun 2003 – Feb 2004 · 8 mos

  • Test Bench Development and Verification of PCI & PCIe Master and Target using OpenVera.

Specsoft consulting

Design Engineer

Jun 2003 – Feb 2004 · 8 mos · Chennai

  • Test Bench Development and Verification of PCI & PCIe Master and Target using OpenVera.

Education

Indian Institute of Technology, Madras

M.S — VLSI

Jan 2001 – Jan 2003

Sri Venkateswara University

B Tech — Engineering

Jan 1996 – Jan 2000

Sri Venkateswara University

Bachelor of Technology (B.Tech.)

Jan 1996 – Jan 2000

Stackforce found 100+ more professionals with Functional Verification & Verification Methodology

Explore similar profiles based on matching skills and experience

Sameer Mohammad

Sameer Mohammad

MTS Silicon Design Engineer

at AMD

Telangana, India8 yrs 6 mos exp
RTL VerificationDigital Circuit Design
Dharmesh Gurjar

Dharmesh Gurjar

Senior Design Verification Engineer

at Qualcomm

Surat, India6 yrs 2 mos exp
Krati Agrawal

Krati Agrawal

Performance Architect

at Meta

Austin, United States8 yrs 9 mos exp
Computer Architecture
SV

Sireesha Vasipalli

Sr.Silicon Design Engineer

at AMD

India5 yrs 7 mos exp
saurabh chhabra

saurabh chhabra

Senior Staff Manager

at Qualcomm

Noida, India20 yrs 9 mos exp
Test PlanningHigh Performance Computing (HPC)
Kamna Varshney

Kamna Varshney

Senior Principal Product Validation Engineer

at Cadence Design Systems

Delhi, India20 yrs exp
ASICEDA
Pranav Joshi

Pranav Joshi

Verification Lead/Architect

at Intel Corporation

Ahmedabad, India29 yrs 6 mos exp
System VerilogVIP developmentHVLSpecman
Indresh yadav

Indresh yadav

Lead Design Verification Engineer

at Boeing

Ahmedabad, India13 yrs 5 mos exp
Design VerificationUVM