Arun Segaran

Director of Engineering

Bengaluru, Karnataka, India17 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expert in Functional Verification and Debugging
  • Proficient in Verilog and SystemVerilog methodologies
  • Strong background in ASIC Design and Cache Coherency
Stackforce AI infers this person is a Hardware Engineer specializing in ASIC Design and Verification.

Contact

Skills

Core Skills

Functional VerificationVerilogCache CoherencyGate Level Simulation

Other Skills

VerdiPerlC++DebuggingPerforceX86RASUniversal Verification Methodology (UVM)SystemVerilog

Experience

17 yrs 9 mos
Total Experience
17 yrs 4 mos
Average Tenure
5 mos
Current Experience

Google

ASIC Design Verification Lead

Dec 2025Present · 5 mos · Bengaluru, Karnataka, India

Amd

6 roles

Principal Member of Technical Staff

Jul 2022Nov 2025 · 3 yrs 4 mos

VerdiFunctional VerificationPerlC++VerilogDebugging+5

Senior Member of Technical Staff

Jul 2017Jun 2022 · 4 yrs 11 mos

VerdiFunctional VerificationPerlCache CoherencyC++Verilog+6

Member of Technical Staff

Jan 2014Jun 2017 · 3 yrs 5 mos

VerdiFunctional VerificationPerlCache CoherencyC++Verilog+5

Senior Design Engineer

Promoted

May 2011Dec 2013 · 2 yrs 7 mos

VerdiFunctional VerificationPerlCache CoherencyC++Verilog+5

Design Engineer II

May 2010Apr 2011 · 11 mos

VerdiPerlVerilogDebuggingGate Level Simulation

Design Engineer II

Feb 2008Apr 2010 · 2 yrs 2 mos

VerdiPerlVerilogDebuggingGate Level Simulation

Education

North Carolina State University

MS — Computer engineering

Jan 2006Jan 2007

Bangalore Institute of Technology

BE — Electronics and Communication

Jan 2002Jan 2006

Stackforce found 100+ more professionals with Functional Verification & Verilog

Explore similar profiles based on matching skills and experience