Sahil Jain

Software Engineer

Faridabad, Haryana, India5 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in DFT and digital circuit design.
  • Proficient in C++ and Verilog programming.
  • Strong background in software engineering and testing.
Stackforce AI infers this person is a Software Engineer with expertise in DFT and digital electronics.

Contact

LinkedIn

Skills

Core Skills

C++DftVerilog

Other Skills

CC (Programming Language)FPGALinuxGenusModusSystemVerilogDigital ElectronicsField-Programmable Gate Arrays (FPGA)Microsoft OfficePerlQuestaSimXilinx ISETanner EDA

About

Working as Software Engineer in Modus DFT Team at Cadence Design Systems, Noida

Experience

5 yrs 7 mos
Total Experience
3 yrs 1 mo
Average Tenure
4 yrs 3 mos
Current Experience

Cadence

3 roles

Lead Software Engineer

Promoted

Jan 2026 – Present · 4 mos · Noida, Uttar Pradesh, India · Hybrid

CC++

Software Engineer II

Jul 2023 – Dec 2025 · 2 yrs 5 mos · Noida, Uttar Pradesh, India · Hybrid

C++C (Programming Language)

Software Engineer in Test

Dec 2021 – Jun 2023 · 1 yr 6 mos · Noida, Uttar Pradesh, India · Hybrid

C++DFT

Mediatek

2 roles

Engineer

Aug 2020 – Jul 2022 · 1 yr 11 mos · Noida, Uttar Pradesh, India

  • Modem Customer Support Engineer. Handling issues of LTE ERRC layer.

Intern

Jun 2019 – Dec 2019 · 6 mos · Noida, Uttar Pradesh

  • Worked as Intern in Validation Team and developed scripts for Modem testing

Futurewiz

Summer Trainee

Jun 2018 – Jul 2018 · 1 mo · Noida Area, India

  • Designing of digital circuits in Verilog and implementation on FPGA. Hands on Linux platform.

Education

YMCA University of Science & Technology

Bachelor of Technology - BTech

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with C++ & Dft

Explore similar profiles based on matching skills and experience

APARNA MISHRA

APARNA MISHRA

Senior Lead Engineer

at Qualcomm

Delhi, India5 yrs 8 mos exp
RTL DesignPhysical Design
Prem Kumar T

Prem Kumar T

Staff Engineer

at Qualcomm

Cork, Ireland10 yrs 6 mos exp
Manikandan Palanisamy

Manikandan Palanisamy

Senior ASIC Engineer

at NVIDIA

Bengaluru, India12 yrs 11 mos exp
DFTRTL Design
VG

Vamsi Gullapalli

Lead Engineer

at Texas Instruments

Bengaluru, India20 yrs 11 mos exp
VLSIASIC
Vidya S

Vidya S

Synthesis Engineer (On Contract)

at MediaTek

Bengaluru, India5 yrs 3 mos exp
SynthesisAutomatic Test Pattern Generation (ATPG)
Ankit Dhama

Ankit Dhama

Sr.Silicon Design Engineer

at AMD

Bengaluru, India4 yrs 8 mos exp
DFT RTLScan Insertion
Vishal Mistry

Vishal Mistry

Technical Manager

at eInfochips (An Arrow Company)

Ahmedabad, India17 yrs 1 mo exp
Netra Balikai

Netra Balikai

Member of Technical Staff

at AMD

Bengaluru, India8 yrs 10 mos exp
Universal Verification Methodology (UVM)PHY veification