Kalyanaraman Ramachandran

Product Manager

Hyderabad, Telangana, India19 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expertise in VLSI and ASIC design.
  • Proven track record in power management solutions.
  • Leadership in modem and server CPU development.
Stackforce AI infers this person is a semiconductor design expert with a focus on VLSI and ASIC technologies.

Contact

LinkedIn

Skills

Other Skills

VLSITiming ClosureASICSoCVerilogStatic Timing AnalysisPhysical DesignFormal VerificationPrimetimeIntegrated Circuit DesignICTCLEDAApplication-Specific Integrated Circuits (ASIC)System on a Chip (SoC)

Experience

19 yrs 8 mos
Total Experience
3 yrs 11 mos
Average Tenure
4 yrs 4 mos
Current Experience

Amd

2 roles

Principal Member of Technical Staff

Promoted

Jul 2025 – Present · 10 mos · Hyderabad, Telangana, India

Senior Member Of Technical Staff

Jan 2022 – Present · 4 yrs 4 mos · Hyderabad, Telangana, India

Qualcomm

Staff Engineer

Nov 2018 – Jan 2022 · 3 yrs 2 mos · Singapore

  • PMIC

Mediatek

2 roles

Technical Manager

Promoted

Jun 2017 – Oct 2018 · 1 yr 4 mos · Singapore

  • Modem CPU

Staff Engineer

May 2015 – May 2017 · 2 yrs · Singapore

  • Modem CPU

Appliedmicro

Staff Design Engineer

Jun 2014 – May 2015 · 11 mos · Bangalore, India

  • Server CPU

Open-silicon, inc.

Lead Design Engineer

Jun 2006 – May 2014 · 7 yrs 11 mos · Bangalore, India

  • Networking, Telecom, Storage, Computing chips

Education

College of Engineering Guindy, Anna University

B.E — Electronics & Communication

Jan 2002 – Jan 2006

Stackforce found 100+ more professionals with VLSI & Timing Closure

Explore similar profiles based on matching skills and experience

Sagar Patel

Sagar Patel

Principal Engineer

at NXP Semiconductors

Bengaluru, India14 yrs 6 mos exp
Physical DesignStatic Timing Analysis
Saurabh Gupta

Saurabh Gupta

Sta engineer

at Qualcomm

India17 yrs 5 mos exp
Shashank Misra

Shashank Misra

Principal physical design Engineer

at Astera Labs

Noida, India16 yrs 2 mos exp
Swetha Gunda

Swetha Gunda

Senior Technical Manager

at AMD

Bengaluru, India18 yrs 7 mos exp
Sachin Mathur

Sachin Mathur

lead physical design engineer

at Intel Corporation

Bengaluru, India24 yrs 5 mos exp
Physical VerificationPlace & Route
Rakesh Siddhartha Nagineni

Rakesh Siddhartha Nagineni

Power Performance Area Design Engineer

at Intel Corporation

Hyderabad, India10 yrs 2 mos exp
Static Timing AnalysisLow-power DesignEDAPhysical Design
Gaurav Goyal

Gaurav Goyal

Technical Director

at NXP Semiconductors

Bengaluru, India17 yrs 9 mos exp
YG

Yashdeep Godhal

DV Engineer

at EdgeQ Inc.

Bengaluru, India18 yrs 11 mos exp