Vishnuvardhan Golla

Software Engineer

Hyderabad, Telangana, India12 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in System Verilog and UVM methodology.
  • Proficient in SOC level verification and debugging.
  • Strong background in RTL design and verification.
Stackforce AI infers this person is a VLSI Verification Engineer with expertise in SOC design and verification methodologies.

Contact

LinkedIn

Skills

Core Skills

System VerilogUvmLogic DesignVerification

Other Skills

SOC level VerificationQSPI DDR and SDR verificationCCI UVM TestbenchUARTI2CSPISSI Peripheral VerificationVerilog HDLRTL designVerilogStatic Timing AnalysisLinuxRTL verificationFloorplanningUnix Shell Scripting

About

Good Skils set of System Verilog and UVM methodology , SOC level verification and Debugging

Experience

12 yrs 1 mo
Total Experience
3 yrs
Average Tenure
4 yrs 7 mos
Current Experience

Silicon labs

3 roles

Associate Staff Engineer

Apr 2024 – Present · 2 yrs 1 mo

Lead Engineer

Apr 2023 – Mar 2024 · 11 mos

Senior Engineer

Aug 2021 – Mar 2023 · 1 yr 7 mos

Amd

Senior Silicon Design Engineer

Sep 2017 – Aug 2021 · 3 yrs 11 mos · Greater Hyderabad Area

Redpine signals

Design Verification Engineer

Jul 2014 – Aug 2017 · 3 yrs 1 mo · Greater Hyderabad Area

  • System Verilog, UVM , Soc level Verification , QSPI DDR and SDR verification, CCI UVM Testbanch, UART,I2C,SPI and SSI Periperal Verification
System VerilogUVMSOC level VerificationQSPI DDR and SDR verificationCCI UVM TestbenchUART+3

Rv-vlsi design center

Trainee

Jul 2013 – Jan 2014 · 6 mos · Bengaluru, Karnataka, India

  • taking training on FRONT END DESIGN and VERIFICATION Engineer
  • with learning of
  • LOGIC DESIGN, VERILOG HDL, SYSYTEM VERILOG, UVM
Logic DesignVerilog HDLSystem VerilogUVMVerification

Education

RV VLSI Design Center

Trainee — ASIC Design

Jan 2013 – Jan 2014

Rajeev Gandhi Memorial College of Engineering and Technology

Bachelor of Technology (BTech) — Electronics and Communications Engineering

Jan 2010 – Jan 2013

Govt institute of Electronics

Diploma — Electronics and Instrumentation Engineering

Jan 2005 – Jan 2009

Basi Reddy Memorial College

Inter 1st year — M.P.C

Jan 2004 – Jan 2005

Sri Navanandhi High School

SSC — Secondary School Certificate

Jan 2002 – Jan 2004

Stackforce found 100+ more professionals with System Verilog & Uvm

Explore similar profiles based on matching skills and experience

Adarsh Tomar

Adarsh Tomar

GPU Design Verification Engineer

at Intel Corporation

Vidisha, India3 yrs 8 mos exp
Digital Circuit DesignSemiconductorsVerification and Validation (V&V)
Nilesh Pathrabe

Nilesh Pathrabe

Accumulated Expertise

at Career-Wide Experience

Nagpur, India0 mo exp
PV

Pothireddy Vishnu Vardhan Reddy

SoC Design verification Engineer

at Arm

Bengaluru, India14 yrs 7 mos exp
ASICFunctional Verification
Mohd Adil Khan

Mohd Adil Khan

Principal Engineer (SOC Architect)

at Synopsys Inc

Noida, India17 yrs 4 mos exp
AT

Aniruddha T.

Design Verification

at Broadcom

Bengaluru, India16 yrs 3 mos exp
RTL VerificationTest Planning
Sumit Kulshreshtha

Sumit Kulshreshtha

PMTS Formal Verification

at AMD

Hyderabad, India13 yrs 11 mos exp
CPUDesign VerificationFormal VerificationFunctional VerificationImage processing
Spurthi Bhaskar

Spurthi Bhaskar

SOC DESIGN VERIFICATION ENGINEER

at Intel Corporation

Bengaluru, India9 yrs 3 mos exp
ASICVLSI
SS

Smridhi Seth

Camera Design Verification Engineer

at Qualcomm

United States0 mo exp