Pravesh H P

Software Engineer

Bengaluru, Karnataka, India11 yrs 9 mos experience

Highly Stable

Key Highlights

Expert in Physical Design and Static Timing Analysis.
Proven experience in semiconductor engineering.
Strong educational background in Electronics and Communications.

Stackforce AI infers this person is a Semiconductor Engineering Specialist with expertise in Physical Design and Timing Analysis.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

PythonPerlVHDLSynopsys Primetime

About

Experienced Engineer skilled in Python, Static Timing Analysis, Physical Design. Strong engineering professional with a Bachelor of Engineering (BE) focused in Electronics and Communications Engineering from Atria Institute Of Technology.

Experience

11 yrs 9 mos

Total Experience

2 yrs 11 mos

Average Tenure

2 yrs 10 mos

Current Experience

Qualcomm

GSoC Staff Engineer

Aug 2023 – Present · 2 yrs 10 mos · Bengaluru, Karnataka, India · On-site

PythonStatic Timing AnalysisPhysical Design

Intel corporation

SoC Design Engineer

Sep 2019 – Aug 2023 · 3 yrs 11 mos · Bengaluru Area, India

Sevitech systems pvt. ltd.

Physical Design Engineer

May 2017 – Sep 2019 · 2 yrs 4 mos · Bengaluru Area, India

Full Chip Timing Engineer .

Physical DesignStatic Timing Analysis

L&t technology services limited

Engineer

Sep 2014 – May 2017 · 2 yrs 8 mos · Bangalore

Education

Atria Institute of Technology

Bachelor of Engineering (BE) — Electronics and Communications Engineering

Jan 2010 – Jan 2014

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

Prajwal Mishra

Graduate Technical Intern

at Intel Corporation

Bengaluru, India1 yr 10 mos exp

Physical DesignComputer-Aided Design (CAD)

Uby H

Design Verification Engineer 1

at Skyworks Solutions, Inc.

Bengaluru, India1 yr 5 mos exp

Design VerificationSystemVerilogEmbedded Systems

Darshan Umesh

IP Design Intern

at Samsung Semiconductor

Bengaluru, India0 mo exp

Physical DesignASIC

Shravan Kumar Ashannagari

Staff Engineer

at Qualcomm

Hyderabad, India13 yrs 8 mos exp

VLSIRTL Design

Kumar Shubham

Sr Engineer, RnD engineering

at Synopsys Inc

Bengaluru, India4 yrs 9 mos exp

Fusion compiler

Raghu Gaurav

Director

at Infineon Technologies

Bengaluru, India28 yrs 2 mos exp

DFTImplementation LeadProduct Engineering

ABHINAV ARORA

SR. TECHNICAL STAFF LEAD (Circuit Layout Design Specialist )

at IBM India Pvt Limited.

Bengaluru, India15 yrs 1 mo exp

Physical DesignAnalog LayoutCustom Memory DesignMemory DesignMemory Development

Durgesh Kumar Dubey

Principal Design Engineer

at NXP Semiconductors

Noida, India12 yrs 6 mos exp

VLSIPhysical Design