RAJ KUMAR

Software Engineer

Bengaluru, Karnataka, India10 yrs 8 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Formal Verification and VIP Development.
  • Senior ASIC Engineer with extensive experience at Nvidia.
  • Proficient in multiple verification methodologies and protocols.
Stackforce AI infers this person is a Senior ASIC Engineer specializing in formal verification and hardware security.

Contact

LinkedIn

Skills

Core Skills

Formal VerificationVerification Ip Development

Other Skills

IP VerificationSOC VerificationVIP DevelopmentUVMSystem VerilogVerilogAXIAHBI3CI2CHardware Security

About

IP Verification, SOC Verification, Formal Verification, VIP Development.

Experience

10 yrs 8 mos
Total Experience
3 yrs 6 mos
Average Tenure
6 yrs 4 mos
Current Experience

Nvidia

Senior ASIC Engineer

Feb 2020 – Present · 6 yrs 4 mos · Bengaluru

IP VerificationSOC VerificationFormal VerificationVIP DevelopmentVerification IP Development

Nxp semiconductors

2 roles

Senior Design Engineer

Promoted

Apr 2018 – Feb 2020 · 1 yr 10 mos · Noida Area, India

Design Engineer

May 2017 – Mar 2018 · 10 mos · Noida Area, India

Synopsys inc

2 roles

R&D Engineer 1

Jan 2017 – May 2017 · 4 mos

  • VIP Developer
VIP DevelopmentVerification IP Development

Graduate Engineering Trainee

Sep 2015 – Jan 2017 · 1 yr 4 mos

Ibm india private limited

Associate System Engineer

Jul 2015 – Sep 2015 · 2 mos · Bengaluru Area, India

Education

Birla Institute of Technology, Mesra

Bachelor’s Degree — Electronics and Communications Engineering

Jan 2011 – Jan 2015

Army Public School Ranchi

Jan 2004 – Jan 2011

Stackforce found 100+ more professionals with Formal Verification & Verification Ip Development

Explore similar profiles based on matching skills and experience

RR

Rajendra Ranmale

Design Engineer, Senior Principal

at Broadcom

Bengaluru, India24 yrs 11 mos exp
VLSIMachine LearningSoCIntegrated Circuit DesignRTL design
Sachin S

Sachin S

Sr.Silicon Design Engineer

at AMD

Bengaluru, India4 yrs 11 mos exp
Simon Southwell

Simon Southwell

Retired

at Retired

Cambridge, United Kingdom35 yrs 4 mos exp
System DesignDigital IP DevelopmentEmbedded SoftwareDSP DesignIntegrated Circuit Design
Kirti Kansal

Kirti Kansal

Senior Design and Verification Engineer

at Analog Devices

United Kingdom7 yrs 7 mos exp
Universal Verification Methodology (UVM)SystemVerilogFormal VerificationSystem on a Chip (SoC)
BK

Bindu K N

Senior Staff Engineer

at Infineon Technologies

Bengaluru, India14 yrs 6 mos exp
Functional VerificationVerilog
Raghu Kumar Alamuri

Raghu Kumar Alamuri

ML/TPU Performance Modelling and Analysis

at Google

Bengaluru, India21 yrs 5 mos exp
Performance AnalysisRTL DesignPerformance VerificationSoC DesignCPU Performance Analysis
US

Umar Farooq Shaik

Director

at Radiant Semiconductors Pvt.Ltd

Bengaluru, India16 yrs 3 mos exp
ASICFunctional Verification
Vinay Kumar P P

Vinay Kumar P P

Engineering Manager

at Intel Corporation

Bengaluru, India26 yrs exp
Engineering ManagementEngineering Leadership