Mohammed Sha A.

Software Engineer

Bengaluru, Karnataka, India3 yrs 6 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Expert in Formal Verification and IP Verification.
  • Experience with next-generation AI tools in validation.
  • Proficient in multiple verification methodologies.
Stackforce AI infers this person is a Formal Verification Engineer with expertise in semiconductor validation and verification methodologies.

Contact

LinkedIn

Skills

Core Skills

Formal VerificationIp Verification

Other Skills

Assertion Based VerificationConnectivityCSR VerificationJasper goldRAL modelFunctional CoverageSVAVerilogSystemVerilogUniversal Verification Methodology (UVM)Jaspergold FPV

Experience

3 yrs 6 mos
Total Experience
2 yrs 1 mo
Average Tenure
3 yrs 6 mos
Current Experience

Synopsys inc

Formal Verification Engineer

Mar 2024 – Present · 2 yrs 3 mos · India · Remote

  • Involved in testing and validation of Synopsys VC Formal tool, covering multiple Formal Apps and next-generation AI tools such as GenFV.
Assertion Based VerificationIP VerificationConnectivityCSR VerificationJasper goldFormal Verification+6

Yadro microprocessors

Formal Verification Engineer

Jul 2023 – Jan 2024 · 6 mos · India · Remote

  • IP Verification using Jaspergold FPV.
IP VerificationJaspergold FPV

Smartsoc solutions pvt ltd

Formal Verification Engineer

Dec 2022 – Present · 3 yrs 6 mos · Bengaluru, Karnataka, India · On-site

Formal VerificationJasper gold

Education

Cranes Varsity

Post Graduate Diploma — VLSI Design and Verification

Jan 2022 – Oct 2022

Visvesvaraya Technological University

Jan 2018 – Jan 2022

New Horizon College, Kasturinagar, NGEF Layout, Bangalore-43

Jun 2015 – May 2017

Tunbridge High school

Stackforce found 100+ more professionals with Formal Verification & Ip Verification

Explore similar profiles based on matching skills and experience

VR

Vishal Rathee

Senior Design Verification Engineer

at Microsoft

Noida, India6 yrs exp
Artificial Intelligence (AI)System on a Chip (SoC)Universal Verification Methodology (UVM)Performance VerificationSystemVerilog
CB

Chandrashekar BU

Scientist

at Synopsys Inc

Bengaluru, India33 yrs 2 mos exp
ArchitectureProduct Management
sumeet rathore

sumeet rathore

ASIC Design Engineer,I

at Synopsys Inc

Hyderabad, India4 yrs 9 mos exp
Design Verification TestingFunctional Verification
Rakshith G R

Rakshith G R

Principal Application Engineer

at Synopsys Inc

Bengaluru, India11 yrs 11 mos exp
SystemVerilogUVM
Mohit Saini

Mohit Saini

Senior Design Engineer

at Microsoft

Bengaluru, India10 yrs 7 mos exp
RTL DesignMicroarchitectureData CompressionCPU DesignComputer Architecture
Shuvam Biswas

Shuvam Biswas

Sr ASIC Design and Verification Engineer

at Synopsys Inc

Kolkata, India1 yr 6 mos exp
SystemVerilogUVMFormal Verification (FPV, FCA)Python Automation
Raj Kumar

Raj Kumar

Associate Staff Engineer

at Samsung Semiconductor

Bengaluru, India5 yrs 8 mos exp
Design VerificationUVM
Pranav Srinath

Pranav Srinath

RTL Design Engineer

at Google

Bengaluru, India5 yrs 6 mos exp
RTL DevelopmentApplication-Specific Integrated Circuits (ASIC)