Naga Siva Sai Subramanyam Vinukonda

CEO

Hyderabad, Telangana, India0 mo experience

AI EnabledAI ML Practitioner

Key Highlights

Passionate VLSI engineer with innovative semiconductor design skills.
Hands-on experience in EDA flow automation and design data analysis.
Proficient in multiple programming languages for complex SoC designs.

Stackforce AI infers this person is a VLSI engineer specializing in semiconductor design and EDA automation.

Contact

nagasivasai1915@gmail.com LinkedIn

Skills

Other Skills

Conformal LECDesign flow developmentSynopsys PrimetimeStatic Timing AnalysisCommunication ProtocolsEmbedded SystemsEmbedded Software ProgrammingLogic AnalyzerSynopsys FormalityTest CasesConformalArtificial Intelligence (AI)Machine LearningCloud ComputingAWS

About

Enthusiastic and driven VLSI engineer with a passion for innovative semiconductor design and technology. Working across Synthesis, LEC, CLP, and Full-Chip level Timing Signoff for complex, multi-GHz SoC designs with CPU and GPU subsystems. Good hands-on & understanding in Tcl, Python, Perl, and Shell and verilog programming language with practical application in EDA flow automation and design data analysis. Contact: nagasivasai1915@gmail.com Mobile: 8179012294

Education

Gayatri Vidya Parishad College of Engineering (Autonomous)

Bachelor of Technology - BTech — Electronics and Communications Engineering

Nov 2020 – May 2023

DR.B.R.AMBEDKAHAR G.M.R POLYTECHNIC, RAJAHMUNDRY

High School Diploma — Electronics and Communications Engineering

Jan 2017 – Jan 2020

Sri Maharshi Vidya Niketan E.M School

SSC — General Studies

Jul 2016 – Apr 2017

Stackforce found 100+ more professionals with Conformal LEC & Design flow development

Explore similar profiles based on matching skills and experience

Sanath Ellaboina

Senior Member of Technical Staff

at AMD

Hyderabad, India14 yrs 5 mos exp

Physical DesignStatic Timing Analysis

Beemarjun Reddy Kallem

Design Engineer II

at Cadence Design Systems (India) Pvt. Ltd.

Hyderabad, India3 yrs 6 mos exp

Physical DesignStatic Timing AnalysisASIC Design

Saiganesh P

Senior Silicon Design Engineer

at AMD

Bengaluru, India6 yrs 10 mos exp

Logic SynthesisStatic Timing AnalysisPython (Programming Language)Software Development

Harikrishna Emani

Sr Staff Engineer

at Qualcomm

Bengaluru, India16 yrs 3 mos exp

VLSIPhysical Design

Anita Singh

Senior Staff Engineer

at Samsung Semiconductor India

Bengaluru, India11 yrs 5 mos exp

Physical DesignTiming Closure

Abhijit Joshi

Senior CPU Design Engineer

at NVIDIA

Bengaluru, India13 yrs 9 mos exp

Sumiya Shaik

Staff Engineer

at MediaTek

Bengaluru, India6 yrs 11 mos exp

Static Timing AnalysisSynthesis

ABHISHEK B C

CPU Physical Design Engineer

at Intel Corporation

Bengaluru, India13 yrs 4 mos exp

Physical DesignASIC DesignSynthesis