N

Nithin Asok K

Software Engineer

Kerala, India7 yrs 1 mo experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced in Digital IC and ASIC Design.
  • Proficient in Verilog and SystemVerilog.
  • Strong background in VLSI from top institutions.
Stackforce AI infers this person is a VLSI Design Engineer with expertise in ASIC and Digital IC development.

Contact

LinkedIn

Skills

Core Skills

Digital Ic DesignAsic Design

Other Skills

VerilogPhysical DesignMicrocontrollersC++Python (Programming Language)TCLModelSimSystemVerilogCOBOLJob Control Language (JCL)ArduinoMicrosoft OfficeMicrosoft ExcelMicrosoft PowerPointMicrosoft Word

Experience

7 yrs 1 mo
Total Experience
3 yrs 6 mos
Average Tenure
5 yrs 9 mos
Current Experience

Intel corporation

2 roles

SoC Design Engineer

Jun 2021 – Present · 5 yrs

VerilogPhysical DesignDigital IC DesignMicrocontrollersASIC DesignC+++4

Graduate Technical Intern

Aug 2020 – May 2021 · 9 mos

Cognizant

Program Analyst

Dec 2017 – Apr 2019 · 1 yr 4 mos · Coimbatore Area, India

Education

VIT_Vellore Institute of Technology

M.Tech — VLSI

Jan 2019 – Jan 2021

Amrita Institute Of Technology Science

B.Tech — Electronics and Communication Engineering

Jan 2013 – Jan 2017

Stackforce found 100+ more professionals with Digital Ic Design & Asic Design

Explore similar profiles based on matching skills and experience

Mukhesh Kanamarlapudi

Mukhesh Kanamarlapudi

Senior ASIC Engineer

at NVIDIA

Kurnool, India3 yrs 10 mos exp
RTL DevelopmentDigital DesignAutomationVerification
Ashutosh Purohit

Ashutosh Purohit

Member of Technical Staff Physical Design

at AMD

Bengaluru, India9 yrs 4 mos exp
Physical DesignSoC Design
Prashanth Chokkarapu

Prashanth Chokkarapu

Senior Technical Manager

at Synapse Design Inc.

Bengaluru, India13 yrs exp
Physical Design
VK

Vinod Kumar CK

ASIC Physical Design Engineer

at NXP Semiconductors

Bengaluru, India6 mos exp
Physical Design
Harsha Bharadhwaj

Harsha Bharadhwaj

Director

at NVIDIA

Bengaluru, India20 yrs 1 mo exp
Memory DesignTiming Closure
Vishal Trivedi

Vishal Trivedi

Senior Verification Engineer

at NVIDIA

Bengaluru, India13 yrs 9 mos exp
ASICFunctional VerificationProblem SolvingAXI
AS

Ajisha Sajeev

Senior Design Engineer

at AMD

Bengaluru, India7 yrs 7 mos exp
DFTScan Insertion
kokila kumar

kokila kumar

Senior Solutions Engineer

at Cadence Design Systems

Bengaluru, India3 yrs 7 mos exp
Logic DesignRTL Design