Padmavati Narayanapur

Software Engineer

Bengaluru, Karnataka, India2 yrs 7 mos experience
Most Likely To Switch

Key Highlights

  • Experienced in Physical Design Engineering.
  • Proficient in Static Timing Analysis and VLSI.
  • Strong skills in Floorplanning and Routing.
Stackforce AI infers this person is a Physical Design Engineer with expertise in VLSI and semiconductor industries.

Contact

LinkedIn

Skills

Core Skills

Physical DesignFloorplanningStatic Timing AnalysisVery-large-scale Integration (vlsi)

Other Skills

CtsRoutingECOSQLPython (Programming Language)RTL DesignFloor PlansPNRDesign Rule Checking (DRC)TCLTiming ClosureLayout Versus Schematic (LVS)Logic Synthesis

Experience

2 yrs 7 mos
Total Experience
1 yr 4 mos
Average Tenure
1 yr 5 mos
Current Experience

Amd

Physical Design Engineer

Dec 2024 – Present · 1 yr 5 mos · India · On-site

FloorplanningCtsPhysical Design

Ciel hr

Physical Design Engineer

Dec 2024 – Present · 1 yr 5 mos · India · On-site

Capgemini engineering

3 roles

Semiconductor Engineer

Promoted

Jul 2022 – Sep 2023 · 1 yr 2 mos

Static Timing AnalysisVery-Large-Scale Integration (VLSI)

Associate

Jul 2022 – Sep 2023 · 1 yr 2 mos

Very large scale integration

Mar 2022 – Jun 2022 · 3 mos

Education

New Horizon College of Engineering

Bachelor of Engineering - BE

Jan 2019 – Jan 2022

Stackforce found 100+ more professionals with Physical Design & Floorplanning

Explore similar profiles based on matching skills and experience

Shobha Rani

Shobha Rani

Principal Member of Technical Staff

at AMD

Bengaluru, India23 yrs 1 mo exp
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
KD

Kapil Raj Dangeti

Senior Design Engineer

at AMD

India19 yrs 2 mos exp
ASICVLSI
DEEPU JOSE

DEEPU JOSE

Principal Physical Design Engineer

at Allegro MicroSystems

Edinburgh, United Kingdom12 yrs 10 mos exp
Sowmya V S, PMP®

Sowmya V S, PMP®

Program Manager-staff

at Qualcomm

Bengaluru, India22 yrs 6 mos exp
System on a Chip (SoC)
Manav Bansal

Manav Bansal

Staff Engineer

at Qualcomm

Noida, India10 yrs 5 mos exp
Sabarish Sree M

Sabarish Sree M

SoC Design Engineer

at Intel Corporation

Bengaluru, India9 yrs exp
Power DistributionDesign Rule Checking (DRC)Timing Closure
SS

Supriya Shitole

Lead Application Engineer

at Cadence

Bengaluru, India8 yrs 6 mos exp
Physical DesignTiming ClosureRTL to GDSII flowPhysical Verification