Ramesh Halli

CEO

Bengaluru, Karnataka, India21 yrs 3 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

11+ years in VLSI and SRAM development.
Expertise in DSM technologies and physical verification.
Leadership experience in managing technical teams.

Stackforce AI infers this person is a VLSI expert with strong leadership in semiconductor design and development.

Contact

Skills

Other Skills

DRCCharacterizationLVSVLSIMixed SignalCMOSASICPhysical VerificationPhysical DesignCadence VirtuosoSoC

About

A VLSI professional with 11+ years of experience in SRAM and Standard Cell Library Development in DSM technologies.

Experience

21 yrs 3 mos

Total Experience

4 yrs 4 mos

Average Tenure

11 yrs 4 mos

Current Experience

Mediatek

4 roles

Senior Department Manager

Promoted

May 2025 – Present · 1 yr

Senior Technical Manager

Jul 2015 – Present · 10 yrs 10 mos

Staff Engineer

Jul 2015 – Present · 10 yrs 10 mos

Senior Staff Engineer

Jan 2015 – Present · 11 yrs 4 mos

Immensa semiconductors

Principal Engineer

Nov 2013 – Jun 2015 · 1 yr 7 mos · Bengaluru Area, India

Texas instruments bangalore

Lead Engineer

Sep 2011 – Oct 2013 · 2 yrs 1 mo · Bangalore

Qualcomm india pvt ltd

Senior Engineer

Jun 2011 – Sep 2011 · 3 mos · Bangalore

Karnataka microelectronic design centre

Member of technical staff

Jan 2005 – Jun 2011 · 6 yrs 5 mos · Manipal

Education

Visvesvaraya Technological University

B.E — E & C

Jan 2000 – Jan 2004

Stackforce found 100+ more professionals with DRC & Characterization

Explore similar profiles based on matching skills and experience

Mahesh Patil

Senior Staff Analog Design Engineer

at Intel Corporation

Bengaluru, India14 yrs 9 mos exp

Analog Circuit DesignHigh Speed IOPower Management

Ramesh Halli

Senior Department Manager

at MediaTek

Bengaluru, India21 yrs 3 mos exp

Vinay Chinta

Senior Design Engineer

at Xilinx

India19 yrs 4 mos exp

VLSIPhysical DesignPhysical VerificationStandard Cell Design

Vinay Kumar Prajapati

Staff Engineer

at Qualcomm

Bengaluru, India11 yrs 7 mos exp

CharacterizationDigital Design

Dinesh Hegde

Senior Manager

at RENESAS ELECTRONICS INDIA PRIVATE LIMITED

Hubli, India19 yrs 6 mos exp

Sowmya V S, PMP®

Program Manager-staff

at Qualcomm

Bengaluru, India22 yrs 7 mos exp

System on a Chip (SoC)

Suresh Abraboina

Layout Engineer (contract)

at AMD

Hyderabad, India1 yr 10 mos exp

Analog Layout

GOKUL MOHAN

Senior Lead Engineer

at Qualcomm

Bengaluru, India12 yrs exp

Static Timing AnalysisMemory DesignTiming ClosurePower AnalysisCharacterization