Sanjana Vittal

Software Engineer

Bengaluru, Karnataka, India13 yrs 9 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Experienced ASIC Design Engineer at NVIDIA
  • Proficient in Verilog and RTL design
  • Strong background in Electronics and Communications Engineering
Stackforce AI infers this person is a Semiconductor Design Engineer with expertise in ASIC and RTL design.

Contact

LinkedIn

Skills

Core Skills

Asic DesignRtl Design

Other Skills

VerilogCC++MatlabCDCLinuxProgrammingWindowsMicrosoft ExcelMicrosoft WordPowerPointEnglish

Experience

13 yrs 9 mos
Total Experience
4 yrs 7 mos
Average Tenure
9 yrs 2 mos
Current Experience

Nvidia

ASIC Design Engineer

Mar 2017 – Present · 9 yrs 2 mos · Bengaluru Area, India

VerilogCC++MatlabCDCRTL design+2

Broadcom limited

Staff Design Engineer

Jan 2016 – Mar 2017 · 1 yr 2 mos

Microchip technology

ASIC Design Engineer

Jul 2012 – Dec 2015 · 3 yrs 5 mos · Bangalore

Education

Amrita School of Engineering, Bangalore

Bachelor’s Degree — Electronics and Communications Engineering

Jan 2008 – Jan 2012

Stackforce found 100+ more professionals with Asic Design & Rtl Design

Explore similar profiles based on matching skills and experience

Udit Kumar

Udit Kumar

Sr. Manager Silicon Design

at AMD

Noida, India21 yrs 8 mos exp
ASICFunctional Verification
Saurabh Arora

Saurabh Arora

Senior Staff Engineer

at Qualcomm

Delhi, India13 yrs 1 mo exp
Vinod Kumar B

Vinod Kumar B

Staff Engineer

at MediaTek

Bengaluru, India8 yrs exp
Physical DesignStatic Timing Analysis
Suresh kola

Suresh kola

SMTS Silicon Design Engineer

at AMD

Bengaluru, India15 yrs 1 mo exp
Physical DesignASICSoC
NR

Naveen Rashinkar

Senior Staff Engineer

at MediaTek

Bengaluru, India12 yrs 6 mos exp
Physical DesignStatic Timing Analysis
sandeep Acharya

sandeep Acharya

Senior silicon design engineer

at AMD

Hyderabad, India5 yrs 2 mos exp
Analog DesignAnalog VerificationAnalog Circuit Design
Sachidanand Varadarajan

Sachidanand Varadarajan

Vice President of Engineering

at Qualcomm

San Diego, United States33 yrs 10 mos exp
Electronic Design automationStrategic LeadershipSystem on a Chip (SoC)
Ved Prakash Gupta

Ved Prakash Gupta

Principal Engineer

at Marvell Technology

Bengaluru, India17 yrs 8 mos exp
Physical DesignSOC design planning