Supradeep Yeruva

Software Engineer

Hyderabad, Telangana, India3 yrs 1 mo experience

Key Highlights

  • Proficient in multiple scripting languages for automation.
  • Experience in physical design and semiconductor engineering.
  • Strong analytical and interpersonal communication skills.
Stackforce AI infers this person is a Semiconductor Engineering professional with expertise in Physical Design and Automation.

Contact

LinkedIn

Skills

Core Skills

Physical DesignSemiconductor EngineeringDesign Rule Checking (drc)

Other Skills

Silicon DesignTechnology LibrariesLogical MemoriesTiming ChecksSTAECOScriptingLibrary ManagementRTL Memory ModulesAnalytical SkillsInterpersonal CommunicationClock Tree SynthesisPower OptimizationeCosDelay Analysis

About

Working career began at AMD. Focused more on attaining skills rather than experience. Good at scripting (tcl, csh, awk, sed, perl) and programming(python). Don't need AI to tell about myself.

Experience

3 yrs 1 mo
Total Experience
2 yrs 4 mos
Average Tenure
10 mos
Current Experience

Amd

Silicon Design Engineer 2

Jul 2025 – Present · 10 mos · Hyderabad, Telangana, India · On-site

  • Working on multiple projects ,fulfilling three unique roles in each.
  • 1) Handling technology libraries as flow support.
  • 2) Implementing logical memories with physical memory blocks.
  • 3) Working on various special timing checks including CDC paths.
Silicon DesignTechnology LibrariesLogical MemoriesTiming ChecksPhysical DesignSemiconductor Engineering

Soctronics

2 roles

Semiconductor Engineer

Apr 2023 – Aug 2025 · 2 yrs 4 mos · Hyderabad, Telangana, India · On-site

  • Worked at AMD hyderabad (on-site) as contractor.
  • Additional responsibilities :
  • 1) STA for CDC paths.
  • 2) Special timing checks.
  • 3) Synchronizer failure time estimation and ECO's.
Design Rule Checking (DRC)Semiconductor EngineeringSTATiming ChecksECO

Paid Intern

Apr 2023 – Aug 2023 · 4 mos · Hyderabad, Telangana, India · On-site

  • Worked as a contractor at AMD (client location).
  • Reponsibilities include:
  • 1) Writing complex scripts for flow automation.
  • 2) Managing various library models for entire project.
  • 3) Implementing RTL Memory modules with Srams.
ScriptingLibrary ManagementRTL Memory Modules

Veda iit

Engineer Intern

Aug 2022 – Mar 2023 · 7 mos · Hyderabad, Telangana, India · On-site

  • Parallelly completed B. tech 4th year and Vlsi training.
Analytical SkillsInterpersonal Communication

Education

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD COLLEGE OF ENGINEERING MANTHANI

Bachelor of Technology - BTech — Electrical and Electronics Engineering

Aug 2019 – Aug 2023

Narayana Junior College , Nallakunta

Intermediate — MPC

Jul 2017 – Mar 2019

St peter model school

SSC — All

Mar 2005 – Mar 2017

Stackforce found 100+ more professionals with Physical Design & Semiconductor Engineering

Explore similar profiles based on matching skills and experience

Anup Korde

Anup Korde

Staff Engineer | Signoff [STA/Timing, Physical Verification (PDV)]

at Intel Corporation

Bengaluru, India15 yrs 3 mos exp
STA/TimingPhysical Verification
Aswin Aravind

Aswin Aravind

Physical Design Engineer

at MediaTek

Bengaluru, India5 yrs exp
shankar narayana reddy c

shankar narayana reddy c

Staff Engineer

at MediaTek

Bengaluru, India12 yrs 3 mos exp
physical design
Burhanuddin Dhandhukawala

Burhanuddin Dhandhukawala

Hardware Design Engineer

at HIGH FREQUENCY TRADING

Greater Delhi, India5 yrs 9 mos exp
Sowmya V S, PMP®

Sowmya V S, PMP®

Program Manager-staff

at Qualcomm

Bengaluru, India22 yrs 6 mos exp
System on a Chip (SoC)
Naadhan Kandasamy

Naadhan Kandasamy

Principle Design Engineer

at Cadence

Bengaluru, India17 yrs 8 mos exp
Signal IntegrityTiming ClosureProblem SolvingHigh Speed Interfaces
ashish kamboj

ashish kamboj

Member of Technical Staff

at AMD

Noida, India9 yrs 7 mos exp
AntennasApplication-Specific Integrated Circuits (ASIC)Design for Manufacturing
Akhil Santhosh

Akhil Santhosh

Senior Physical Design Engineer

at Mirafra Technologies

Hyderabad, India3 yrs 6 mos exp
Physical VerificationStatic Timing Analysis