venkateshwar reddy

Director of Engineering

Hyderabad, Telangana, India21 yrs 7 mos experience
Most Likely To SwitchHighly Stable

Key Highlights

  • Director-level experience at AMD.
  • Expertise in physical design and SoC architecture.
  • Proven track record in semiconductor industry.
Stackforce AI infers this person is a Semiconductor Design Expert with extensive experience in physical design and architecture.

Contact

LinkedIn

Skills

Other Skills

Timing ClosurePrimetimePlace & RouteClock Tree SynthesisFloorplanningMagmaPhysical DesignStatic Timing AnalysisPhysical VerificationPower AnalysisProcessorsSiliconVHDLICCMOS

Experience

21 yrs 7 mos
Total Experience
10 yrs 9 mos
Average Tenure
18 yrs 3 mos
Current Experience

Amd

5 roles

Director

Promoted

Jul 2025 – Present · 9 mos

PMTS, AMD

Promoted

Jun 2019 – Jul 2025 · 6 yrs 1 mo

SMTS, AMD

Jun 2013 – Jun 2019 · 6 yrs

Member Technical Staff at AMD

May 2010 – May 2013 · 3 yrs

  • Physical design lead

senior design engineer

Nov 2007 – Apr 2010 · 2 yrs 5 mos

  • Floorplanning at soc level.

Texas instruments

Design Engineer

Jun 2004 – Oct 2007 · 3 yrs 4 mos

  • Complete PnR flow at block level. Floorplanning, placement and optimization at top level.

Education

Indian Institute of Technology, Delhi

Jan 2002 – Jan 2004

JPNCE

SSN

Stackforce found 100+ more professionals with Timing Closure & Primetime

Explore similar profiles based on matching skills and experience

Hrishikesh Kulkarni

Hrishikesh Kulkarni

Senior Lead Engineer

at Qualcomm

Noida, India6 yrs 5 mos exp
Physical DesignStatic Timing Analysis
VK

Vasanthi Kanchi

Physical Design Engineer

at MediaTek

Bengaluru, India7 yrs 4 mos exp
Physical DesignLow-power Design
Sanath Ellaboina

Sanath Ellaboina

Senior Member of Technical Staff

at AMD

Hyderabad, India14 yrs 3 mos exp
Physical DesignStatic Timing Analysis
Sorabh Chawla

Sorabh Chawla

Senior Staff Manager / Enggg

at Qualcomm

Bengaluru, India19 yrs 7 mos exp
HK

Hari Krishna

Staff Engineer

at MediaTek

Bengaluru, India10 yrs 6 mos exp
Physical DesignStatic Timing Analysis
Yashwanth Motlapalli

Yashwanth Motlapalli

Physical Design Engineer

at AMD

Hyderabad, India3 yrs 1 mo exp
Physical DesignASIC Design
SANDEEP KUMAR SONI

SANDEEP KUMAR SONI

Physical Design Manager

at Intel Corporation

Bengaluru, India12 yrs 10 mos exp
Low-power DesignPower AnalysisHigh-speed DesignPower Reduction
Srujan B V

Srujan B V

STA/ SYNTHESIS Engineer

at MediaTek

Bengaluru, India6 mos exp
Static Timing AnalysisVery-Large-Scale Integration (VLSI)