Sparsh Koushik

Software Engineer

San Diego, California, United States5 yrs 9 mos experience
Highly Stable

Key Highlights

  • Expertise in ASIC design and verification.
  • Strong foundation in AI accelerator development.
  • Proficient in multiple hardware design methodologies.
Stackforce AI infers this person is a highly skilled ASIC design engineer with a focus on AI technologies.

Contact

LinkedIn

Skills

Core Skills

Micro-architectureK-nearest Neighbors (knn)

Other Skills

VerilogConvolutional Neural Networks (CNN)2-D Systolic ArrayRTL VerificationISO 26262Technical Safety ConceptFailure ModesEffects, and Diagnostic Analysis (FMEDA)Design Failure Mode and Effect Analysis (DFMEA)Low-power DesignVCLPDFAMemory IntegrationFusion CompilerEquivalence Checking

About

.

Experience

5 yrs 9 mos
Total Experience
2 yrs 6 mos
Average Tenure
9 mos
Current Experience

Nvidia

2 roles

Senior ASIC Engineer

Dec 2025 – Present · 6 mos · Santa Clara, California, United States · On-site

ASIC Design Intern

Jun 2025 – Sep 2025 · 3 mos · United States · On-site

Uc san diego

2 roles

Graduate Student Researcher

Sep 2025 – Dec 2025 · 3 mos

Graduate Student Researcher

Jan 2025 – Jun 2025 · 5 mos · San Diego, California, United States · On-site

  • VVIP Lab: Prof: Mingu Kang. Designing AI accelerators.
VerilogMicro-architectureK-Nearest Neighbors (KNN)

Synopsys inc

4 roles

ASIC Digital Design Staff Engineer

Jan 2024 – Sep 2024 · 8 mos · On-site

ASIC Digital Design Engr, II

Promoted

Nov 2021 – Dec 2023 · 2 yrs 1 mo · On-site

ASIC Digital Design Engr, I

Jul 2020 – Nov 2021 · 1 yr 4 mos · On-site

Intern (Digital Design)

Jan 2020 – Jul 2020 · 6 mos · On-site

Mentor graphics

HEP Trainee

May 2019 – Jul 2019 · 2 mos · Noida Area, India

  • Training program on Verification of Electronics Designs and systems using SystemVerilog. The training program covered theory, lab sessions and projects on verilog, SystemVerilog and SystemVerilog UVM. It also included concepts of verification management and coverage using Questa Verification Environment.

Education

UC San Diego

Master of Science - MS — Computer Engineering

Sep 2024 – Dec 2025

Birla Institute of Technology, Mesra

BE - Bachelor of Engineering — Electronics and Communications Engineering

Jan 2016 – Jan 2020

Stackforce found 100+ more professionals with Micro-architecture & K-nearest Neighbors (knn)

Explore similar profiles based on matching skills and experience

CHANDAN JHA

CHANDAN JHA

Senior Hardware Engineer

at Qualcomm

Bengaluru, India5 yrs 9 mos exp
Physical DesignMicroarchitecture
Avinash K.

Avinash K.

Sr Manager, ASIC Digital Design

at Synopsys Inc

Bengaluru, India23 yrs 4 mos exp
SP

Sandeep Prabhakaran

Verification Engineer

at NVIDIA

Sunnyvale, United States2 yrs exp
Verification and Validation (V&V)UVM
RJ

Rijo John Zachariah

CPU Logic Design Engineer

at IBM

Bengaluru, India7 yrs 9 mos exp
RTL DesignMicroarchitecture
Kotturi Sai Harshitha

Kotturi Sai Harshitha

Senior Engineer

at Synopsys Inc

Andhra Pradesh, India3 yrs exp
RTL DesignHigh-Speed SerDes PHY
Swayansu Nayak

Swayansu Nayak

Senior Engineer - LPDDR Verification

at Micron Technology

Hyderabad, India3 yrs 11 mos exp
LPDDR VerificationCircuit Design Verification3D NAND Flash QualificationPost Silicon Validation
Arun Narayanan

Arun Narayanan

ASIC Digital Design Sr. Engineer

at Synopsys Inc

Kerala, India3 yrs 11 mos exp
ASIC Architecture DesignRTL Coding
Imran S

Imran S

ASIC Digital Design Engineer

at Synopsys Inc

Bengaluru, India3 yrs 4 mos exp
RTL DesignDigital DesignFPGA Design