Ajesh K Madhavan

Software Engineer

Bengaluru, Karnataka, India17 yrs 8 mos experience

Most Likely To SwitchHighly Stable

Key Highlights

Expert in Physical Design and Static Timing Analysis.
Proven experience in Low Power and High Frequency Designs.
Strong background in advanced technology nodes.

Stackforce AI infers this person is a VLSI Design expert with a focus on Physical Design and Static Timing Analysis.

Contact

Skills

Core Skills

Physical DesignStatic Timing Analysis

Other Skills

SynthesisLow Power DesignHigh Frequency DesignsPhysical VerificationEDATiming ClosureFloorplanningPrimetimeSoCASICFunctional VerificationFormal VerificationClock Tree SynthesisPower AnalysisDRC

About

Physical Design Lead at Intel Corporation Specialties: PNR, STA, Synthesis and signoff in Low Power and High Frequency Designs in various advanced technology nodes.

Experience

17 yrs 8 mos

Total Experience

5 yrs 10 mos

Average Tenure

11 yrs 10 mos

Current Experience

Intel corporation

2 roles

Senior Physical Design Engineer

Jan 2021 – Present · 5 yrs 5 mos

Physical DesignStatic Timing AnalysisSynthesisLow Power DesignHigh Frequency Designs

Physical Design Engineer

Aug 2014 – Present · 11 yrs 10 mos

Physical DesignStatic Timing AnalysisSynthesisLow Power DesignHigh Frequency Designs

Synapse design automation inc.

Senior Physical Design Engineer

Aug 2011 – Jul 2014 · 2 yrs 11 mos · Bangalore

Synthesis, Physical Design, Physical Verification, Static Timing Analysis

SynthesisPhysical DesignPhysical VerificationStatic Timing Analysis

Wipro technologies

Physical Design Engineer

Aug 2008 – Jul 2011 · 2 yrs 11 mos · Cochin, India

Synthesis, STA, Physical Design, Physical Verification

SynthesisStatic Timing AnalysisPhysical DesignPhysical Verification

Education

Vellore Institute of Technology

M.Tech — VLSI Design

Jan 2006 – Jan 2008

Cochin University of Science and Technology

B-TECH — ECE

Stackforce found 100+ more professionals with Physical Design & Static Timing Analysis

Explore similar profiles based on matching skills and experience

srilatha dharpally

Senior Physical Design Engineer

at Quest Global

Hyderabad, India4 yrs 1 mo exp

Physical Design Engineering

Sasikumar Gnanamuthu

Staff Engineer

at Qualcomm

Santa Clara, United States7 yrs exp

DFTSystem on a Chip (SoC)

Akshat Gupta

Design Verification Engineer

at IBM

Alwar, India4 yrs 9 mos exp

Assertion Based VerificationSystemVerilog

Nagabhushanam Vuddagiri

Co-Founder

at FabIC Design Solutions Pvt Ltd

Bengaluru, India10 yrs 8 mos exp

Physical DesignStatic Timing Analysis

Ashutosh Purohit

Member of Technical Staff Physical Design

at AMD

Bengaluru, India9 yrs 4 mos exp

Physical DesignSoC Design

Naveen Venneti

Director R&D Engineering

at Synopsys Inc

Bengaluru, India18 yrs 1 mo exp

Nagendra Chandrakar

SoC Design Manager

at Intel Corporation

Bengaluru, India19 yrs 10 mos exp

Shashank Upreti

SMTS Silicon Design Engineer

at AMD

Bengaluru, India14 yrs 10 mos exp

Full Chip PlanningPhysical DesignTiming ClosureLogic Synthesis